

FIG. 1 (PRIOR ART)




FIG. 2 (PRIOR ART)






FIG. 3A








FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D




FIG. 4E




FIG. 4F

	DSP1	DSP2	DSP3	
ALGORITHM 1	15			
ALGORITHM 2		5		
ALGORITHM 3			2	
ALGORITHM 4	:		2	

FIG. 4G




FIG. 4H




FIG. 5A




FIG. 5B

NON UNIFORM LOADING AND ARBITRATION DELAYS




FIG. 5C





FIG. 6A



NON UNIFORM LOADING AND ARBITRATION DELAYS




FIG. 6C

72





FIG. 7B






FIG. 8B




FIG. 9A




FIG. 9B




FIG. 10

2 MAC CLUSTER




FIG. 11




FIG. 12

M channel #4, **DMA Receive**






FIG. 13

1,2

32b mb_rdata Range #1

32b data

Banks 1-8

MULTIPLEXING THE DATA BUS TO INDIVIDUAL CHANNELS




FIG. 14

RE TIME LOAD MANAGE ENT




FIG. 15




FIG. 16

PE ARRAY




FIG. 17




FIG. 18A




FIG. 18B




FIG. 18C